SOC DESIGN METHODOLOGY FOR IMPROVED ROBUSTNESS
-
433 views
A holistic approach to power and performance attainment for semi-custom SoC designs is required to properly optimize future generation devices. We will cover novel techniques which tie SoC development together from micro-architecture to design signoff using examples from production SoCs. We discuss SoC clocking structures, local vs. distributed dividers, real-world implementation of clock-gating and data-driven clock power reduction. This is tied to design signoff, specifically, margin and signoff corner requirements including use of statistical STA. We will discuss how to select process corners and the type of outlier circuits which must be comprehended. Other novel areas of SoC optimization are considered including repeater insertion and repeater circuits for low power, auto-extraction and use of regularity in place and route, and SRAM power optimization.
- Published on
- November 5, 2015
NEXT UP
01:19:56ON-CHIP VOLTAGE AND TIMING DIAGNOSTIC CIRCUITS
453 views
01:17:19SIMULATION TECHNIQUES FOR DATA CONVERTER DESIGN
644 views
01:22:48CIRCUIT DESIGN USING FINFETS
861 views
01:23:04ENERGY HARVESTERS AND ENERGY PROCESSING CIRCUITS
460 views
01:22:45High-Bandwidth Memory Interface Design
551 views
00:37:00IEEE Sections Congress 2014: Luc Van den Hove, Wearable Medical Technology
871 views