1. Home
  2. Multi-Level Optimization for Large Fan-In Optical Logic Circuits - Takumi Egawa - ICRC 2018

Multi-Level Optimization for Large Fan-In Optical Logic Circuits - Takumi Egawa - ICRC 2018

222 views
Download

Download

IEEE.tv is made possible by the Members of IEEE.

This feature is accessible to IEEE Members only, with an IEEE Account. If you are an IEEE Member please sign in to enable this feature.

In addition to exclusive access to IEEE.tv programming, IEEE members have file download, and can save favorite videos with myTV.

Discover all the benefits of IEEE membership!

Belong to the world's largest technical proffecional society

  • Share
+0
IEEE Future Directions
Create Account or Sign In to post comments
#IEEE #ICRC #Rebooting Computing #2018 #conference #event #computing #technology #optics #optical logic circuits #optimization #nanophotonics #integration #pattern matching #optical pass gate #simulation #research

On behalf of his research group, Takumi Egawa, Kyoto University, first introduces conventional optical logic circuits and their issues when the number of inputs is large. Egawa reviews two-level optimization, multi-level optimization, and looks at the experimental results for large fan-in optical logic circuits using integrated nanophotonics.

Advertisment

Next Up

01:00:51
IEEE HART: Lincoln AI Hardware Accelerators Survey
>
00:50:36
IEEE HART: Every Bit Matters - Andreas Moshovos
>
00:59:13
IEEE HART: Scaling AI with Chiplet-Based Systems - Dr. Tony Chan Carusone
>
00:35:50
IEEE AI Coalition: Edge Compute and AI
>
00:38:59
IEEE AI Coalition: Secrets Management for AI Networks
>
00:48:45
IEEE AI Coalition: HPC and Its Influence on Accelerating Low-Code and AI Transformation in Healthcare
>

Advertisment