Multi-Level Optimization for Large Fan-In Optical Logic Circuits - Takumi Egawa - ICRC 2018

220 views

IEEE Future Directions

#IEEE #ICRC #Rebooting Computing #2018 #conference #event #computing #technology #optics #optical logic circuits #optimization #nanophotonics #integration #pattern matching #optical pass gate #simulation #research

On behalf of his research group, Takumi Egawa, Kyoto University, first introduces conventional optical logic circuits and their issues when the number of inputs is large. Egawa reviews two-level optimization, multi-level optimization, and looks at the experimental results for large fan-in optical logic circuits using integrated nanophotonics.

On behalf of his research group, Takumi Egawa, Kyoto University, first introduces conventional optical logic circuits and their issues when the number of inputs is large. Egawa reviews two-level optimization, multi-level optimization, and looks at the experimental results for large fan-in optical logic circuits using integrated nanophotonics.

February 23, 2019

Next Up

01:13:18

Advances in Public Safety Technology Workshop 2022: Public Safety Technology Application Advancements Panel

00:14:03

2022 IEEE LEO SatS Workshop: Small Satellite Constellations to Improve Revisit Times for Atmospheric Process Observations from LEO - Steven Reising

00:14:56

2022 IEEE LEO SatS Workshop: Ground Segment for the CO2Image Mission - Rossella Falcone

00:16:33

2022 IEEE LEO SatS Workshop: Ad Astra: Navigation with Megaconstellation LEO Satellites - Zak Kassas

00:18:00

2022 IEEE LEO SatS Workshop: Free and Accessible Space for All: Creating Open Source Space Technologies - Alfredos Damkalis

00:12:50

2022 IEEE LEO SatS Workshop: Educational Initiatives for Building Capability in Universities and Industry - Lawrence Reeves