1. Home
  2. Premium
  3. Neural Network Based Design Optimization of 14 nm Node Fully Depleted SOI FET for SoC and 3DIC Applications
Neural Network Based Design Optimization of 14 nm Node Fully Depleted SOI FET for SoC and 3DIC Applications

This video program is a part of the Premium package:

Neural Network Based Design Optimization of 14 nm Node Fully Depleted SOI FET for SoC and 3DIC Applications

  • IEEE MemberUS $10.00
  • Society MemberUS $5.00
  • IEEE Student MemberUS $10.00
  • Non-IEEE MemberUS $20.00
Purchase

Neural Network Based Design Optimization of 14 nm Node Fully Depleted SOI FET for SoC and 3DIC Applications

0 views
  • Share
Create Account or Sign In to post comments

Next Up

00:05:07
2020 IEEE Brain Workshop on Advanced NeuroTechnologies: A Wireless Network of Microimplants for Neural Recording and Microstimulation
>
00:04:41
2020 IEEE Brain Workshop on Advanced NeuroTechnologies: Challenges of a Bottom Up Approach to Developing Visually Driven Brain-Computer-Interfaces
>
00:05:13
2020 IEEE Brain Workshop on Advanced NeuroTechnologies: Fractal Analysis of Himalayan Yoga Meditators using EEG Data
>
00:05:07
2020 IEEE Brain Workshop on Advanced NeuroTechnologies: Individualized Classification of Working Memory Performance Using Single-Trial Electroencephalography
>
00:05:31
2020 IEEE Brain Workshop on Advanced NeuroTechnologies: Predicting Finger Kinematics Across Force Contexts
>
00:03:33
2020 IEEE Brain Workshop on Advanced NeuroTechnologies: Polymer-based Implantable Neural Probe Nanofabrication
>