PLL Design in Nanometer CMOS