A Low Power High Performance PLL with Temperature Compensated VCO in 65nm CMOS: RFIC Interactive Forum
-
821 views
A Low Power High Performance PLL with Temperature Compensated VCO in 65nm CMOS
V. Ravinuthula, S. Finocchiaro; Texas Instruments, USA
- Published on
- July 13, 2016
NEXT UP
00:00:00A Transformer-Based Inverted Complementary Cross-Coupled VCO with a 193.3dBc/Hz FoM and 13kHz 1/f3 Noise Corner: RFIC Interactive Forum
711 views
00:02:00A Highly-Efficient 138?170GHz SiGe HBT Frequency Doubler for PowerConstrained Applications: RFIC Interactive Forum
797 views
00:00:00RF Induced Communication Errors in RFFE MIPI Controlled Power Amplifiers: RFIC Interactive Forum
884 views
00:01:20A 6GS/s 9.5 Bit Pipelined Folding-Interpolating ADC with 7.3 ENOB and 52.7dBc SFDR in the 2nd Nyquist Band in 0.25μm SiGe-BiCMOS: RFIC Interactive Forum
974 views
00:01:20A Damping Pulse Generator Based on Regenerated Trigger Switch: RFIC Interactive Forum
712 views
00:01:06An 8-10GHz Upconversion Mixer, with a Low-Frequency Calibration Loop Resulting in Better Than -73dBc In-Band Spurs: RFIC Interactive Forum
740 views