Transistor-Level Design of Critical PLL Circuits